Connecting UVM With Mixed-signal Design

Posted by 
in Blogs
22 November 2018

Abstract - With increased number of mixed-signal SoC designs and accordingly mixed-signal verification needs, UVM as a proven verification methodology for complex digital SoC is imposed as a solution. However, many mixed-signal UVM verification approaches are present, with no standardized methods of connecting UVM environment with Mixed-Signal design. For these reasons, efficient Mixed-Signal design verification is becoming challenging and opens space for innovative verification solutions. This paper will show different ways to connect UVM environment with Mixed-Signal design when Verilog-AMS models are used.

Read the full blog here

Last modified on Thursday, 22 November 2018 16:11